

Monolithic CMOS Pixel Sensors for High Resolution Particle Tracking


Outlook

- Principle of CMOS MAPS
- Device simulation
- Example of prototypes designed at LEPSI
- Beam test results
- Radiation hardness tests
- Some future application (particle tracking and radiation imaging)

Monolithic Pixel CMOS Sensor for Particle Tracking

From digital still and video cameras to particle tracking device


Twin - tub (double well),
 CMOS process with
 epitaxial layer



- The effective charge collection is achieved through the thermal diffusion mechanism,
- The device can be fabricated using a standard, cost-effective and easily available CMOS process,
- The charge generated by the impinging particle is collected by the n-well/p-epi diode, created by the floating n-well implantation,
- The active volume is underneath the readout electronics allowing a 100% fill factor.

CMOS MAPS device simulations using ISE-TCAD



☑ Simulation of physics process




- The charge collection efficiency examined using the mixed mode device and circuit simulator DESSIS-ISE from the ISE-TCAD package,
- The charge collection is traced as a relaxation process of achieving the equilibrium state after introducing an excess charge emulating passage of the ionising particle
- The device is described in three dimensions by a mesh generated using the analytical description of doping profiles and the boundary definition corresponding to the real device,
- Different detector parameters, including the thickness of the epitaxial layer, the size of a pixel and collecting diodes and number of diodes per pixel, were investigated.

Device simulations results and measurements on prototype


☑ Simulation of physics process



• Experimental verification:




The measured collected charge for two chips having 14 μm and less than 5 μm, the pitch of 20 μm




MAPS prototypes at LEPSI

☑ Prototype chips - MIMOSA I (*Minimum Ionising Particle MOS Active Pixel Sensor*)




die size 3.6x4.2 mm²

☑ Prototype chips - MIMOSA II



die size 4.9x3.5 mm²




- 0.6 μm CMOS ($t_{ox}=12.7$ nm)
- 14 μm thick EPI layer (10^{14} cm⁻³)
- 4 arrays 64x64 pixels, pitch 20x20 μm²
- diode (nwell/p-epi) size 3x3 μm² - 3.1 fF

- 0.35 μm CMOS ($t_{ox}=7.4$ nm)
- 4.2 μm thick EPI layer (10^{15} cm⁻³)
- 6 arrays 64x64 pixels, pitch 20x20 μm²
- diode (nwell/p-epi) size 1.7x1.7 μm² - 1.65 fF
- radiation tolerant transistor design

MAPS prototypes at LEPSI

☑ Prototype chips MIMOSA III


- Collaboration with Microelectronics Group of CERN - MIMOSA III



- standard **0.25 μm CMOS** ($t_{\text{ox}}=5.84 \text{ nm}$)
- **2 μm thick EPI layer** ($\sim 10^{15} \text{ cm}^{-3}$)
- **2 arrays 128x128 pixels**, pitch $8 \times 8 \mu\text{m}^2$
- **diode (nwell/p-epi) size $1 \times 1 \mu\text{m}^2$** - 2.1 fF
- **radiation tolerant transistor design**
- **optimisation for low noise $\sim 6 \text{ e}^-$ @ 20MHz**

die size $4.0 \times 2.0 \text{ mm}^2$

☑ Prototype chips - MIMOSA IV




- **0.35 μm CMOS** ($t_{\text{ox}}=7.5 \text{ nm}$)
- **p-substrate process** ($\sim 10^{14} \text{ cm}^{-3}$)
- **4 arrays 64x64 pixels**, pitch $20 \times 20 \mu\text{m}^2$
- **diode (nwell/p-epi) size $2 \times 2 \mu\text{m}^2$** - 1.8 fF
- **radiation tolerant transistor design**
- **charge collection from non epitaxial substrate**
- **new structures of charge sensing elements:**
 - charge spill-gate,
 - current mode pixel,
 - self-biasing diodes

die size $3.7 \times 3.8 \text{ mm}^2$


Double Correlated Sampling: readout scheme

- ☑ Present readout and data processing



Fast ADC 12 bits


Buffer : 8192 words/channel




Double Correlated Sampling: data processing

Present readout and data processing



- Off-line CDS:





- CDS Pedestals:



- Common Mode:



- Temporal noise distribution:



- Signal-to-noise ratio evaluated for considered event


MAPS calibration using X-ray source

☑ Calibration of the conversion gain - with soft X-rays


• Calibration methods:

Emission spectra of a low energy X-ray source e.g. iron ^{55}Fe emitting 5.9 keV photons.


very high detection efficiency even for thin detection volumes - $\mu = 140 \text{ cm}^2/\text{g}$, constant number of charge carriers about 1640 e/h pairs per one 5.9 keV photon





The 'warmest' colour represents the lowest potential in the device



MIMOSA I (14 μm EPI) configuration with single diode in one pixel




MIMOSA I (14 μm EPI) configuration with four diodes in one pixel




MIMOSA I CMOS 0.6 μm	1 diode - 14.6 $\mu\text{V}/e^-$	4 diode - 6.0 $\mu\text{V}/e^-$
	ENC = 14 e^- @ 1.6 ms f. rate	ENC = 30 e^- @ 1.6 ms f. rate
MIMOSA II CMOS 0.35 μm	1 diode rad. tol. - 22.9 $\mu\text{V}/e^-$	2 diode rad. tol. - 17.5 $\mu\text{V}/e^-$
	ENC = 12 e^- @ 0.8 ms f. rate	ENC = 14 e^- @ 0.8 ms f. rate

CMOS Monolithic Pixel Sensor: MIP tracking tests



☑ Beam tests results



... the track position in the middle of the telescope is predicted with the precision of $\sim 1 \mu\text{m}$



CMOS Monolithic Pixel Sensor: tracking performance




ENC < 10 electrons
S/N > 30

Efficiency (5σ S/N seed cut):
 $\epsilon_{hits < 20 \mu m} = 99.5 \%$

Spatial resolution:
 $\sigma = 1.4 \mu m$

MIMOSA-4 (no-epi substrate) test results:

**0.35 mm AMS process without epitaxial layer
 but with low doping (resistivity) substrate**




Observed performances with 120 GeV/c p- at CERN-SPS:

- Detection efficiency ~99.7%
- S/N ~30 but charge is wider spread
- Spatial resolution ~4 μm (20 μm pitch)

Technology without epitaxial layer seems worth investigating and optimizing


Neutron radiation tolerance

Chips irradiated with neutron sources at JINR and CEA-Saclay reactors were tested with Fe⁵⁵ X-ray source.




Charge loss is observed only for fluences >10¹¹ n/cm² what is 2 orders of magnitude more than it is expected for TESLA!

Noise as a function of fluence:




Observed charge loss as a function of fluence:




Ionizing radiation tolerance

Irradiation damages are results of charge built-up in isolation material - oxide


MIMOSA I increase of leakage current




MIMOSA I slight losses in collected charge



MIMOSA II strong charge losses in collected charge





MIMOSA IV - non irradiated shows dependence of charge collection on pixel layout: this has effect like irradiation!



Understanding not clear at all - much more studies needed...

Working hypothesis to explain Mimosa4 case

MIMOSA IV
 pixel layout suffering from
 poor charge collection




**Competitive charge collection path
 to the reset transistor node,
 through "transparent" P-well**


**In order to understand (and simulate) this effect, much
 more precise data on doping profile are needed!
 Technology test structure needed!**

MAPS wafer scale prototype: Mimosa 5



☑ MIMOSA V - wafer scale detector



- ☑ stitching: coarse - 100 μm + scribeline, option: precise - 1 μm
- ☑ normal readout: 6ms/frame, fast sampling readout: 100 μs/frame
- ☑ 0.6 μm with 14 μm epitaxial layer
- ☑ lot of six 6'' wafers 44 kEuro
- ☑ analogue readout - with hardware processing
- ☑ acquisition board with hardware processor - pedestal subtraction, CDS, S/N analysis, sparsification on-line.



MAPS wafer scale prototype: Mimosa 5



Mimosa-5 status





- 6 wafers delivered by AMS
- 3 wafer back-thinned (down to 120 μ m) and sliced
- prober tests of all wafers in progress: first estimation of yield ~30%
- beam tests at CERN: results as expected
- fine back-thinning tests at CNM Barcelona and ITE Warsaw

MIMOSA-5 tests

The chip (4 matrices of 512×512 pixels (17×17 μm²)
0.6 μm AMS process, etched down to 120 μm
exposed to 120 GeV/c π⁻ beam at CERN-SPS

The same process as MIMOSA-1 ⇒ the same performances expected?

Larger noise relative to M1 (different serial r.o.architecture)



Epitaxy layer ~14 mm ⇒ charge ~1000e⁻

Preliminary results:


$\epsilon \sim 99.3\%$,
 $\sigma_{sp} \sim 1.7 \mu\text{m}$,
 $\sigma_{gain} \leq 2-3\%$

close to those of MIMOSA-1

MIMOSA-6 – first sensor with integrated functionality

**0.35 MIETEC technology (same as MIMOSA-2)
IReS-LEPSI/DAPNIA collaboration**


- **24 column readout in parallel**
- **128 pixels per column**
- **5MHz effective readout frequency**
- **Amplification (x5.5), Correlated Double Sampling on pixel**
- **Discriminator integrated on chip periphery (1 per column)**
- **Power dissipation ~500 μ W per column**



Charge storage
capacitors


**Pixel layout:
28x28 μ m²**

29 transistors



**Chips are back from foundry and under tests.
First results quite promising.**


Future development example: FotoFet




First results very promising (e.g. ENC ~4 electrons)!

Monolithic CMOS Pixel Detectors for Radiation Imaging? A lot still to be done!

1. Visible light: first and the most important commercial application!
2. X and γ imaging: not very appropriate (except dental imagers using scintillating converter)
3. α and electron (β) imaging/dosimetry
4. Neutron imaging (using Be or Ga converter foils)



Back - thinning for low energy electrons imaging



Hybrid Photo Diode (HPD) ---> single photon imaging

Conclusions

- ☑ Good performance of CMOS pixels successfully demonstrated with small scale prototypes $\epsilon \sim 99\%$, $S/N \sim 20-40$, $\sigma \sim 1.5-2.5 \mu\text{m}$ @ $20 \times 20 \mu\text{m}^2$ pixels ,
- ☑ First wafer scale chip - works according to expectation!
- ☑ Access to processes with epitaxial layer (e.g. TSMC CIS $0.25 \mu\text{m}$ with $8 \mu\text{m}$ p-type epitaxial layer - optimised for CMOS imagers),
- ☑ Cost effective solution ($1900 \text{ USD} / 8''$ wafer $\Rightarrow 9 \text{ USD}/\text{cm}^2$ comparable to simple strip detectors),
- ☑ directions to investigate:
 - yield optimisation of a large size chip, thinning to $20-50 \mu\text{m}$, on-wafer stitching,
 - data processing on-a-chip,
 - radiation hardness understanding/improvement
 - optimisation of the sensitive element - alternative charge sensing structures.
- ☑ R&D programme on CMOS MAPS TESLA VD in a collaboration with several other centres – aim for the detector design by 2004 -2005
- ☑ R&D program for radiation imaging application (SUCIMA, Euromedim...)

My acknowledgement to LEPSI and IReS teams working since 4 years on that project!

D. Berst^c, F. Cannillo^c, C. Colledani^c, G. Claus^c, G. Deptuch^{a,b}, M. Deveaux^a, A. Himmi^a, Y. Gornushkin^a, C. Hu-Guo^a, E. Lopelli^a,
I. Valin^a, M. Winter^a

^a IReS, IN2P3/ULP, 23 rue du Loess, BP 28, F-67037 Strasbourg, France

^b Dep. of Electronics, UMM, al. A. Mickiewicza 30, 30-059 Krakow, Poland

^c LEPSI, IN2P3/ULP, 23 rue du Loess, BP 20, F-67037 Strasbourg, France